TDTL Based Frequency Synthesizers with Auto Sensing Technique
نویسندگان
چکیده
منابع مشابه
TDTL Based Frequency Synthesizers with Auto Sensing Technique
This paper presents a frequency synthesizer architecture based on the time delay digital tanlock loop (TDTL). The loop is of the first order type. The synthesizer architecture includes an adaptation mechanism to keep the complete system in lock. The mechanism uses a frequency sensing structure to control critical TDTL parameters responsible for locking. Both integer and fractional multiples of ...
متن کاملModeling Jitter in PLL-based Frequency Synthesizers
Version 4, 1 April 2003 A methodology is presented for modeling the jitter in a Phase-Locked Loop (PLL) that is both accurate and efficient. The methodology begins by characterizing the noise behavior of the blocks that make up the PLL using transistor-level simulation. For each block, the jitter is extracted and provided as a parameter to behavioral models for inclusion in a high-level simulat...
متن کاملFractional-n Frequency Synthesizers
At the Microsystems Technology Laboratory at MIT, we have developed two techniques that allow fast and accurate simulation of both dynamic and noise performance of fractionalN synthesizers at a detailed behavioral level. We incorporated these techniques into a custom C++ program to simulate the dynamic and noise performance of a prototype Σ-∆ frequency synthesizer. This class of fractional-N sy...
متن کاملNonlinear Behavior Modeling of Charge-Pump Based Frequency Synthesizers
A nonlinear behavior model of a charge-pump based frequency synthesizer is implemented and verified against a transistor level implementation in a mixed circuit simulator. The presented behavior model is shown to be drastically faster while still giving an accurate prediction of the acquisition process. The model reliance is assured by identifying and implementing the nonlinear characteristics ...
متن کاملPredicting the Phase Noise of PLL-Based Frequency Synthesizers
Version 4e, August 2006 A methodology is presented for predicting the phase noise of a PLL-based frequency synthesizer using simulation that is both accurate and efficient. The methodology begins by characterizing the phase noise behavior of the blocks that make up the PLL using transistor-level RF noise simulation. For each block, the phase noise is extracted and applied to a phase-domain mode...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Communications, Network and System Sciences
سال: 2009
ISSN: 1913-3715,1913-3723
DOI: 10.4236/ijcns.2009.25036